With the growing popularity of nonvolatile storages, the embedded non-volatile memory (NVM) technology, which integrates logic CMOS and NVM within the same chip, has an increasing demand ranging from low-bit applications such as RFID tags to mega-bit code storage. The RFID application requires low cost, and focuses on the reliability of memory cells and the integration with peripheral circuit. Some logic compatible NVM solutions have been proposed to deduce the fabrication cost [1] [2] [3] . The limited scaling of gate oxide thickness in floating gate device obstacles the integration of embedded NVM in advanced technology. However, the data retention issue has been effectively retarded by differential memory structure [4] .
V TH,high ) is achieved. In addition, considering logic "1" state as shown in Fig. 3(b) , since FG1 is already programmed in the first step, the path from BL2 to BL1 is shutoff. The FG2 will not be changed from erase state after the following self-selective operation, resulting in the bit kept at (V TH,high , V TH,low ). Due to the unique self-selective characteristics, the self-selective program can be performed on the whole chip or some sectors at once, the timing of decoders and buffers can be released for next data input or high voltage charging/discharging. The novel MTP cell and its operation successfully reduces and simplifies the complicate work of peripheral circuits in decoding, readout, sensing, and re-write for achieving the differential bit data storage for thin floating gate oxide applications.
Results and Discussion
The cells are demonstrated in pure 0.18μm CMOS logic process without any additional mask and process step. The cell has 3.3V I/O gate oxide thickness around 70Å. The program and erase characteristics are exhibited in Fig.  4 and Fig. 5 . According to the characterization, the MTP cell can be programmed within 1ms at VBL=7V, and erased within 30ms at VFN=9.5V. Moreover, the characterization of self-selective program is shown in Fig. 3 . The step of self-selective program can be finished within 300ms and no disturb occurs in logic "1" bit. The operation conditions are summarized in Table 1 . Fig. 6 shows the read disturb and it clearly reveals there is no disturb concern after 10 years continuous DC stress at VBL=1.8V. The program disturb is also characterized and the superior disturb window is shown in Fig. 7 . Figure 8 shows the data retention characteristics, there is no significant degradation after 1000hr baking at 85 o C and 125 o C. Figure 9 shows the 100K cycles of endurance results. There is only little degradation in on-state due to several electron traps in gate oxide after long term program/erase operations.
Conclusion
A new differential MTP memory cell and operation have been proposed and demonstrated in the paper. The innovative cell features double sensing window, good program and erase speed, and excellent reliability. The new differential cell and its novel operation method will be a very promising MTP solution for the gate oxide below 70Å in advanced CMOS logic NVM applications. 
